 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Dual Channel, 14-Bit CCD Signal Processor with V-Driver and Precision Timing AD9990 FEATURES 1.8 V AFETG core Internal LDO regulators 24 programmable vertical clock signals Correlated double sampler (CDS) with -3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 14-bit, 32 Hz analog-to-digital converter (ADC) Black level clamp with variable level control Complete on-chip timing generator Precision Timing core with ~488 ps resolution On-chip 3 V horizontal and RG drivers General-purpose outputs (GPOs) for shutter and system support On-chip driver for external crystal On-chip sync generator with external sync input 112-ball CSP_BGA package, 8 mm x 8 mm, 0.65 mm pitch GENERAL DESCRIPTION The AD9990 is a highly integrated CCD signal processor for digital still camera applications. It includes a complete analog front end with analog-to-digital conversion and a full-function programmable timing generator for a 2-channel output CCD. Each channel is specified up to 32 MHz. The timing generator is capable of supporting up to 24 vertical clock signals to control advanced CCDs. A Precision TimingTM core allows adjustment of high speed clocks with approximately 488 ps resolution at 32 MHz operation. The AD9990 also contains eight general-purpose outputs that can be used for shutter and system functions. Each analog front end includes black level clamping, a CDS, a VGA, and a 14-bit ADC. The timing generator provides all the necessary CCD clocks: RG, H-clocks, V-clocks, sensor gate pulses, substrate clock, and substrate bias control. The AD9990 is specified over an operating temperature range of -25C to +85C. For more information about the AD9990, contact Analog Devices via email at afe.ccd@analog.com. APPLICATIONS Digital still cameras FUNCTIONAL BLOCK DIAGRAM REFT_A REFB_A REFT_B REFB_B AD9990 -3dB, 0dB, +3dB, +6dB CCDIN_A CDS VGA VREF_A 14-BIT ADC 14 6dB TO 42dB -3dB, 0dB, +3dB, +6dB CCDIN_B CDS VGA 6dB TO 42dB CLAMP CLAMP 14-BIT ADC DATA OUTPUT MUX 14 VREF_B DOUT 14 3V INPUT 1.8V OUTPUT 3V INPUT 1.8V OUTPUT RG_A, RG_B HL_A, HL_B H1A TO H4A, H1B TO H4B XV1 TO XV24 SUBCK 2 2 8 24 LDO REG_A LDO REG_B INTERNAL CLOCKS SL HORIZONTAL DRIVERS PRECISION TIMING GENERATOR INTERNAL REGISTERS SCK SDATA VERTICAL TIMING CONTROL 8 SYNC GENERATOR GPO1 TO GPO8 HD VD SYNC CLI CLO RSTB Figure 1. Rev. Sp0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2007 Analog Devices, Inc. All rights reserved. 06894-001 AD9990 (c)2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06894F-0-8/07(Sp0) Rev. Sp0 | Page 2 of 2 |
Price & Availability of AD9990
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |